Development of high-k dielectric for Antimonides and a sub 350°C III-V pMOSFET outperforming Germanium

Aneesh Nainani, Toshifumi Irisawa, Ze Yuan, Yun Sun¹, Tejas Krishnamohan, Matthew Reason², Brian R. Bennett², J. Brad Boos², Mario G. Ancona², Yoshio Nishi, Krishna C. Saraswat

Department of Electrical Engineering, Stanford University, CA ¹Stanford Linear Accelerator Center, Menlo Park, CA ²Naval Research Lab, Washington, DC

nainani@stanford.edu

Introduction

In_xGa_{1-x}Sb channel materials have the highest hole and electron mobility among all III-V semiconductors, high conduction and valence band offsets (CBO/VBO) with lattice matched Al_xIn_{1-x}Sb for heterostructure MOSFET design [1] and allow low thermal budget MOSFET fabrication (Figure 1). While buried channel HEMT-like devices with excellent electron and hole transport [3-5] have been demonstrated, realization of an Sb-channel MOSFET has remained elusive due to the highly reactive nature of the Sb-surface (Figure 2). In this paper we overcome these challenges (Figure 1) and fabricate an In_xGa_{1-x}Sb pMOSFET with high hole mobility (µ_h) : a bottleneck for III-V complimentary logic. Synchrotron Radiation Photoemission Spectroscopy (SRPES) is used to aid the development of ALD Al2O3 on GaSb with a mid bandgap Dit of 3×10^{11} /cm²eV⁻¹. A p⁺/n diode with ideality factor of 1.4 and $I_{ON}/I_{OFF} > 5\times10^4$ is developed. pMOSFETs with various channel configurations to optimize the hole transport are fabricated using a sub 350°C gate-first process. Surface (buried) channel pMOSFETs with peak μ_h of 620 (910) cm²/Vs and having more than 50 (100) % higher mobility than Germanium over the entire sheet charge (N_s) range are demonstrated and analyzed.

Process Development

Two key steps in developing a process flow for Sb-MOSFETs are development of a high quality gate-dielectric and diodes for the source and drain.

(a) **Dielectric:** The effectiveness of different chemical cleans in removing GaO_x and SbO_x on GaSb surface was studied using "ray "gpgti { "*j ?322gX +"tcf kckqp" | tqv | which allows observing the top few monolayers of the surface with great accuracy (Figure 3). Only an HCl-based clean is able to effectively reduce both GaO_x and SbO_x, rendering a GaSb surface free of native oxide. RMS roughness just after HCl clean and after 10 cycles of ALD deposition was measured to be 0.66 and 0.73nm respectively (Table 1). Increased photoluminescence (PL) intensity was also observed in a GaSb sample with an HCl-based clean (Figure 4) [6]. The Al₂O₃ bandgap was determined to be 6.3eV from the Al 2p loss spectrum (Figure 5), which agrees well with values reported for ALD Al₂O₃ under similar conditions [7]. As SRPES has a high energy resolution near the valence band spectrum maximum, VBO can be precisely extracted by taking the difference between spectra before/after Al₂O₃ deposition (Figure 6(a,b)). The measured

CBO/VBO of 2.48eV/3.1eV for Al₂O₃ on GaSb are sufficient to minimize gate leakage by thermal and tunneling processes, and the insulator is therefore well-suited for a MOSFET design (Figure 6(c)). A 30min/350°C anneal in forming gas (5/95%:H₂/N₂) greatly improved the dielectric properties (Figure 7). Inversion response at 300K was observed on both n/p-type GaSb (Figure 8). Frequency dispersion in accumulation is less than 1/2.1 %/decade for p/n-type substrate. Dit across the entire bandgap was calculated using the conductance method in the depletion region [8] on n/ptype substrate and varying the temperature from 300-77K (Figure 9). A mid bandgap Dit value of 3×10^{11} /cm²eV was achieved. The Dit distribution is asymmetric with an order of magnitude higher Dit towards the conduction band, which is in qualitative agreement with the fact that the charge neutrality level of GaSb is located at ~0.1eV from the valence band [9].

(b) Diode: Figure 10 shows the diode characteristics with various Be implant conditions. Sheet resistance decrease with anneal temperature saturates at 340°C and good diode characteristics with $I_{\rm ON}/I_{\rm OFF}$ of $> 5\times10^4$ and an ideality factor of 1.4 could be obtained with annealing at 350°C for 30 min (Figure 10). The low temperatures required for S/D activation allows for a self-aligned gate-first process flow while preserving the high quality at the $Al_2O_3/GaSb$ interface. Figure 11 shows the process flow: 100 cycles (~10nm) of ALD Al_2O_3 deposited at 300°C was used as the gate dielectric followed by Al evaporation and gate patterning. S/D contacts were formed with Ti/Ni liftoff. Fabrication of the transistors was completed with a 350°C forming gas anneal which also activates the S/D implant. The, temperature during the entire process flow never exceeds 350°C.

Channel Engineering

Three different structures were explored as shown in Figure 12: a GaSb substrate was first used to optimize the interface with Al_2O_3 and FET characteristics (Figure 12(a)). The top surface is terminated with two monolayers of GaSb in all subsequent structures to maintain the high quality interface with Al_2O_3 . A thin (7.5nm) $In_xGa_{1-x}Sb$ channel on a wide bandgap (WB) $Al_{0.80}Ga_{0.20}Sb$ metamorphic buffer grown on GaAs (Figure 12(b)) was used to induce strong confinement that is one contributor to the high mobilities. It also serves to reduce I_{OFF} due to the junction leakage from the large source/drain contacts (Figure 14). A biaxial compressive strain of 0.7% or 1.7% was added to the design by increasing the In fraction in the channel from

maintaining the data needed, and c including suggestions for reducing	lection of information is estimated to ompleting and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding an DMB control number.	ion of information. Send comments arters Services, Directorate for Info	s regarding this burden estimate or or street	or any other aspect of the 1215 Jefferson Davis	nis collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE DEC 2010 2.1		2. REPORT TYPE		3. DATES COVERED 00-00-2010 to 00-00-2010		
4. TITLE AND SUBTITLE				5a. CONTRACT NUMBER		
Development of high-k dielectric for Antimonides and a sub 350degreeC III-V pMOSFET outperforming Germanium				5b. GRANT NUMBER		
				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Research Laboratory,4555 Overlook Avenue SW,Washington,DC,20375				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release; distributi	ion unlimited				
13. SUPPLEMENTARY NO Proceeding of the 2 Francisco, CA	otes 2010 IEEE Internati	onal Electron Devi	ces Meeting (IED)	M), 6-8 Dec 2	2010 in San	
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFIC	17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	Same as Report (SAR)	OF PAGES 4	RESPONSIBLE PERSON	

Report Documentation Page

Form Approved OMB No. 0704-0188 $In_{0.20}Ga_{0.80}Sb$ to $In_{0.35}Ga_{0.65}Sb$ to further enhance μ_h and I_{ON} (Figure 14). Buried channel devices with a thin WB Al_{0.80}In_{0.20}Sb cap were also studied in order to isolate the effects of surface roughness and traps in the dielectric on the inversion charge (Figure 12(c), HR-TEM: Figure 13). Figure 15 shows typical output characteristics of an L_G=5µm device: I_{ON}/I_{OFF} is $> 10^4$, and I_{SUB} and I_{G} remain orders of magnitude lower throughout the range of operation. Subthreshold Slope (SS) was measured to be 120mV/decade, which is comparable to the theoretical value of 105mV/decade for our gate stack as obtained from a 1D Schrödinger-Poisson simulation with Dit = 0. A 30% increase in I_{ON} is observed in the buried channel device as compared to surface channel (Figure 16). A further 80% increase is obtained with 1% increase in strain in the channel (Figure 17). With 0.7% strain μ_h in the buried (surface) device is higher than Ge (Si) over the entire N_s (Figure 18(a)). Peak μ_h in surface (buried) $In_{0.35}Ga_{0.65}Sb$ channel with 1.7% biaxial compression is > 300(400)% higher than Ge, and the μ_h gain is maintained over the entire N_s range (Figure 18(b)). The enhancement of μ_h in the buried channel device over the surface channel configuration is maintained at high N_S thanks to the small thickness and high VBO (0.32eV[1]) of the WB cap with the channel which prevents spillover of charge in the cap layer.

Analysis

Pulse-IV measurements which eliminate influence of traps showed only a 5% increase over DC characteristics for surface In_{0.35}Ga_{0.65}Sb which reduces to 2% for the buried channel device (Figure 19). I_{ON} increases 4X with decrease in temperature from 300 to 80K (due to the μ_{h} increase) while I_{OFF} decreases by 10³ (indicating a defect-free diode) (Figure 20). SS scaled linearly with decrease in temperature from 120mV/decade at 300K down to 31mV/decade at 80K, providing another proof that the effect of Dit is minimal in our devices (Figure 20(inset)). The temperature dependence of μ_h was studied for both surface and buried channel device (Figure 21). A T⁻¹ dependence at N_s=5×10¹²/cm², characteristic of a mobility limited by interface roughness, is observed in the surface channel device. This changed to a T^{-1.32} dependence for the buried channel which is closer to the T ^{-1.5} dependence associated with phonon scattering (Figure 22). This suggests that the μ_h gain in the buried channel device is primarily due to suppression of scattering from the interface roughness which was measured to be higher in our devices as compared to Si/Ge (Table 1). At low temperature when $I_{\text{ON}}/I_{\text{OFF}}$ becomes >10⁸, GIDL due to BTBT was observed in the surface channel device (Figure 23). Buried channel device moves the maximum E-field due to V_{GD} in the WB cap (Figure 23(inset)) suppressing BTBT which might be the dominant component of I_{OFF} in scaled devices [10]. Lastly, a 4.3% increase in I_D was observed when 50MPa of uniaxial compression was applied by wafer bending (Figure 24) to an In_{0.35}Ga_{0.65}Sb device with the channel oriented along [110] direction [13]. This gives a rkgl qtgukucpeg"eqghhekgpv"* L) of +0.86/GPa which is higher than the corresponding L values of +0.48/0.71/GPa for Ge/Si pMOSFETs, indicating that an even higher enhancement is possible with further addition of uniaxial strain.

Summary


 $In_xGa_{1-x}Sb$ pMOSFETs with SS of 120mV/decade, $I_{ON}/I_{OFF}\!\!>\!10^4$ and Gm,max of 140/90 mS/mm (L_G=5µm), fabricated using a self-aligned gate-first process are demonstrated for the first time. Table 2, summarizes the key transistor results. ALD Al_2O_3 with Dit of $3\!\times\!10^{11}\!/cm^2eV$ and strain engineering has enabled a high-mobility $In_xGa_{1-x}Sb$ pMOSFET an important step toward the implementation of III-V CMOS in future technology nodes.


Acknowledgement

One of the authors (Aneesh Nainani) would like to thank Intel Corporation for PhD Fellowship. This work was partially supported by the Office of Naval Research and Intel Corporation. Portions of this research were carried out at the Stanford Synchrotron Radiation Lightsource, a national user facility operated by Stanford University on behalf of the U.S. Department of Energy, Office of Basic Energy Sciences.

Reference

- [1] A. Nainani, Z. Yuan, T. Krishnamohan and K. Saraswat, Proceedings of SISPAD 2010, pp. 103.
- [2] A. Nainani, D. Kim, T. Krishnamohan and K. Saraswat, Proceedings of SISPAD 2009, pp. 47.
- [3] A. Nainani, S. Raghunathan, D. Witte, M. Kobayashi, T. Irisawa, T. Krishnamohan, K. Saraswat, B.R. Bennett, M.G. Ancona and J.B. Boos, International Electron Device Meeting 2009, pp. 857.
- [4] S. Datta, T. Ashley, J. Brask, L. Buckle, M. Doczy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, T. Martin, T.J. Phillips, D. Wallis, P. Wilding and R. Chau, International Electron Device Meeting 2005, pp. 763.
- [5] J. B. Boos, B. R. Bennett, N. A. Papanicolaou, M. G. Ancona, J. G. Champlain, R. Bass and B. V. Shanabrook, Electronics Letters, 43, pp.834 (2007).
- [6] M. Passlack, P. Zurcher, K. Rajagopalan, R. Droopad, J. Abrokwah, M. Tutt, Y.B. Park, E. Johnson, O. Hartin, A. Zlotnicka, P. Fejes, R.J.W Hill, D.A.J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thorns, A. Asenov, K. Kalna and I.G. Thayne, International Electron Device Meeting 2007, pp. 621 [7] N.V. Nguyen, M. Xu, O.A. Kirillov, P.D. Ye, C. Wang, K. Cheung and J. S. Suehle, Applied Physics Letters, 96 (5), 052107 (2010).
- [8] E.H/ Nicollian, A. Goetzberger, Bell System and Technology Journal, 46, 1055 (1967).
- [9] J. Robertson, Journal of Applied Physics, 100, 014111 (2006).
- [10] T. Krishnamohan, Z. Krivokapic, K. Uchida, Y. Nishi, and K.C. Saraswat, IEEE Transaction on Electron Devices, 53 (5), pp. 990 (2006).
- [11] C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita and A. Toriumi, International Electron Device Meeting 2009, pp. 457.
- [12] M. Kobayashi, P. T. Chen, Y. Sun, N. Goel, P. Majhi, M. Garner, W. Tsai, P. Pianetta and Y. Nishi, Applied Physics Letters, 93, 182103 (2008).
- [13] A. Nainani, J. Yum, J. Barnett, R. Hill, N. Goel, J. Huang, P. Majhi, R. Jammy and K. Saraswat, Applied Physics Letters, 96, 242110 (2010).





enhance transistor performance. Top surface is terminated with 2 monolayers of

GaSb in each case to maintain high quality interface with Al₂O₃.

Fig. 13 HR-XTEM of buried channel device (left) Zoomed picture of gate stack (right). Sharp interfaces are observed between all layers.